Data processing using a coprocessor

ABSTRACT

A data processing system using a main processor  8  and a coprocessor  10  provides coprocessor load instructions (USALD) for loading a variable number of data values dependent upon alignment into the coprocessor  10  and also specifying data processing operations to be performed upon operands within those loaded data words to generate result data words. The specified coprocessor processing operations may be a sum of absolute differences calculation for a row of pixel byte values. The result of this may be accumulated within an accumulate register  22 . A coprocessor memory  18  is provided within the coprocessor  10  to provide local storage of frequently used operand values for the coprocessor  10.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to data processing systems. More particularly, this invention relates to data processing systems incorporating both a main processor and a coprocessor.

2. Description of the Prior Art

It is known to provide data processing systems incorporating both a main processor and a coprocessor. Examples of such data processing systems are those of ARM Limited, Cambridge, England, which provides main processors such as the ARM7 or ARM9 that may be combined with a coprocessor, such as the Piccolo coprocessor, for performing functions such as specialised digital signal processing operations. Further examples of coprocessors may be floating point arithmetic coprocessors and the like.

Coprocessors are often used to provide additional functionality within a data processing system that is not required in the basic system, but may be useful in certain circumstances when the additional overhead of providing a suitable coprocessor is justified. Particularly demanding data processing environment are those that involve digital signal processing, such as video image manipulation. The volumes of data that require processing in such applications can be high. This presents a challenge to provide data processing systems able to cope with the volume of processing necessary whilst simultaneously having a relatively low cost and low power consumption.

One approach to dealing with such computationally intensive applications is to provide special purpose digital signal processing circuitry. Such special purpose circuitry can have an architecture specifically adapted to perform a relatively restricted range of processing operations, but at a relatively high speed. As an example, multiple data channels may be provided to stream data into and out of the relevant circuit portions in parallel. Whilst such an arrangement may be able to cope with the high data processing volumes required, it generally has the disadvantage of being inflexible. This inflexibility may mean that a relatively minor change in the algorithm it is desired to execute could require expensive corresponding hardware changes. This contrasts with a general purpose processor which is generally designed from the outset to be able to execute an enormous variety of different algorithms.

SUMMARY OF THE INVENTION

Viewed from one aspect, the present invention provides data processing apparatus comprising:

(i) a main processor responsive to program instructions to perform data processing operations; and

(ii) a coprocessor coupled to said main processor and responsive to a coprocessor load instruction on said main processor to load one or more loaded data words into said coprocessor and perform at least one coprocessor processing operation specified by said coprocessor load instruction using said one or more loaded data words to provide operand data to generate at least one result data word;

(iii) wherein in response to said coprocessor load instruction a variable number of loaded data words are loaded into said coprocessor in dependence upon whether a start address of said operand data within said one or more loaded data words is aligned with a word boundary.

The invention recognises that within a system containing a general purpose main processor, a coprocessor may be provided with very specific functions in mind. In particular, considerable advantages in terms of speed and code density may be achieved by providing that the coprocessor load instructions also trigger data processing operations to be performed upon operands within the loaded data words to generate result data words. Whilst such a coprocessor has a highly specific role within the system, it has been found that in combination with a general purpose main processor, such a combination is able to provide an advantageous increase in the processing throughput whilst maintaining the ability of a general purpose processor to accommodate different algorithms and circumstances.

Whilst memory systems and bus structures are often conveniently provided to operate only at certain alignments with the address base of the system, the desired operand values that are to be manipulated and used by the coprocessor may have a different alignment. Thus, in order to provide improved performance the number of loaded data words that are loaded to the coprocessor is dependent upon the alignment. As an example, should it be desired to load eight 8-bit operands in response to a coprocessor load instruction using word-aligned 32-bit data words, then this may be achieved either with two data words if the operands are aligned to a word boundary, or three data words if the operands are not aligned to the word boundary.

Particularly preferred embodiments of the invention are ones in which a coprocessor memory is provided within the coprocessor to store locally data words to be used as operands in combination with the loaded data words. Such an arrangement recognises that in many real life computational situations a relatively small subset of data words are frequently required for use in combination with a much wider set of data words that are less frequently required. This feature exploits this by locally storing the frequently required data words such that the required data channel capacity between the main processor and the coprocessor is advantageously reduced. In contrast to a conventional digital signal processing system, it is generally more difficult to simply add more data channels between a main processor and a coprocessor as required since the main processor architecture may be constrained by other factors.

The performance of the system is improved in embodiments in which loaded data words to be retrieved from a memory coupled to the main processor are passed to the coprocessor without being stored within registers of the main processor. In this situation, it will be seen that the main processor can provide the role of an address generator and memory access mechanism for the coprocessor.

It is particularly convenient when the main processor includes a register operable to store an address value pointing to the data words to be loaded into the coprocessor. This gives control of the address pointer to the main processor thereby yielding an improved degree of flexibility in the type of algorithm that may be supported.

It will be appreciated that the data words to be loaded and manipulated could have a variety of widths. As an example, the data words could be 32-bit data words containing four 8-bit operands each representing an 8-bit pixel value. However, it will be appreciated that the data words and operands could take a wide variety of different sizes, such as 16-bits, 64-bits, 128-bits, or the like.

In many real life situations whilst the alignment can vary, it is generally the same for a large number of sequential accesses. In this circumstance, preferred embodiments may use a register value within the coprocessor to store an alignment value specifying the alignment between the data operands and the data words and to which the coprocessor may be responsive to control how many data words are loaded for each coprocessor load instruction.

Whilst the coprocessor could perform a wide variety of processing operations upon the operands within the loaded data words depending upon the particular system, the invention is particularly useful in systems where it is desired to perform of sum of absolute differences between a plurality of operand values. Performing a sum of absolute differences for a large quantity of data often represents a significant portion of the processing load required by a general purpose processor in carrying out operations such as pixel block matching during image processing. Offloading the bulk of the low level calculation of the sum of absolute differences to a coprocessor allows a significant increase in performance to be achieved whilst retaining the flexibility of the general purpose processor to employ the special purpose sum of absolute differences calculations as part of a wide variety of different algorithms.

Within a sum of absolute differences system, an accumulate register may advantageously be provided within the coprocessor to accumulate the total sum of absolute differences calculated. This accumulate register within the coprocessor can be retrieved back into the main processor for further manipulation as required but held locally within the coprocessor to speed operation and reduce the requirements for data transfer between the coprocessor and the main processor.

In order to enhance the role of the main processor as an address generator for the coprocessor, the coprocessor load instructions may advantageously include an offset value to be applied to the address value stored as a pointer within the main processor. The offset value may optionally be used to update the pointer value either before or after the pointer value is used.

The invention also provides a computer program product incorporating the coprocessor load instructions as described above. The computer programme product may be in the form of a distributable medium, such as a compact disk or a floppy disk, or may be part of firmware embedded within a device or may be dynamically downloaded, such as via a network link.

The above, and other objects, features and advantages of this invention will be apparent from the following detailed description of illustrative embodiments which is to be read in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 schematically illustrates a desired sum of absolute differences calculation;

FIG. 2 schematically illustrates the combination of a main processor and a coprocessor;

FIG. 3 is a flow diagram schematically illustrating an example of the type of operation that may be performed by the system of FIG. 2;

FIG. 4 illustrates four example coprocessor load instructions; and

FIGS. 5 to 7 provide further details of a coprocessor in accordance one example embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 shows a current block of pixels 2 for which it is desired to find the best match within a reference image. The current block of pixels comprises an 8*8 block of 8-bit pixel byte values. The current block of pixels 2 is compared with reference blocks of pixels 4 located at different vector displacements v from the current block of pixels 2. At each vector displacement it is desired to test for a match, the sum of absolute differences expression illustrated in FIG. 1 is calculated. This expression determines the absolute difference between respective corresponding pixel values for the two blocks and sums the 64 absolute difference values obtained. A good image match is generally indicated by a low sum of absolute differences value. Within an image data processing system, such as one performing MPEG type processing, such a sum of absolute differences calculation is often required and can represent a disadvantageously large processing overhead for a general purpose processor.

FIG. 2 illustrates a data processing system 6 including a main processor 8, a coprocessor 10, a cache memory 12 and a main memory 14. The main processor 8 includes a register bank 16 storing general purpose register values that may be utilised by the main processor 8. The main processor 8 may be, for example, one of the main processors designed by ARM Limited, Cambridge, England.

The main processor 8 is coupled to the cache memory 12, which serves to provide high speed access to the most frequently required data values. A lower speed, but higher capacity, main memory 14 is provided outside of the cache 12.

The coprocessor 10 is coupled to a coprocessor bus of the main processor 8 and is responsive to coprocessor instructions received and executed by the main processor 8 to carry out predefined operations. Within the ARM architecture, there are provided load coprocessor instructions that serve to load a data value into a coprocessor. The coprocessor 10 shown in FIG. 2 extends the functionality of such coprocessor load instructions to also use them to specify to the coprocessor that it should carry out certain predefined processing operations upon operands values within the data words loaded into the coprocessor 10.

More particularly, the coprocessor 10 includes a coprocessor memory 18, an alignment register 20, an accumulate register 22 and a control and arithmetic function unit 24. Specific coprocessor load instructions may be used to load sixteen 32-bit data words into the coprocessor memory 18. These sixteen data words each contain four 8-bit pixel values and correspond to an 8*8 pixel block that is the current block 2 illustrated in FIG. 1. These pixel values within the current block 2 will be compared as a block using a sum of absolute differences with reference blocks of pixels 4 taken from a variety of different positions within a reference image to determine the reference block 4 that gives the lowest sum of absolute differences and so corresponds to a best image match. Storing the frequently used pixel values of the current block 2 locally within the coprocessor memory 18 is an efficient use of processing resources. Once the coprocessor memory 18 has been loaded with the current block 2, special coprocessor load instructions (USALD instructions) are executed by the main processor 8 that serve to load either two or three data words into the coprocessor 10 and calculate a sum of absolute differences value for eight pixel operands within those loaded data words. The USALD instruction within the instruction stream of the main processor 8 is also passed (either directly or in the form of one or more control signals) to the coprocessor 10 where it triggers the control and arithmetic function logic 24 to control the loading of the required number of data words from either the cache 12 or the main memory 14 via the main processor 8 and also then carry out the sum of absolute differences calculation using these loaded values and values from the coprocessor memory 18. The alignment register 20 holds an alignment value that is set up in advance by a coprocessor register load instruction carried out by the main processor 8. The control and arithmetic function logic 24 is responsive to this alignment value to either load two 32-bit data words when the operands are aligned with the word boundaries or three 32-bit data words when there is no such alignment. To the side of the cache memory 12 in FIG. 2 there is illustrated eight desired pixel operand values stored within the cache memory unaligned with the word boundaries and with an alignment offset of CR_BY0. In the example shown, three 32-bit data words would be loaded into the coprocessor 10 in response to an address value [Rn] stored within one of the registers of the register bank 16 and pointing to a word aligned addressed as illustrated. When three 32-bit data words are retrieved, the control and arithmetic function logic 24 performs a multiplexing operation to select out the required operands from within the loaded data words in dependence upon the specified alignment value. The operand values extracted from the loaded data words are subject to a sum of absolute differences calculation that forms part of the calculation illustrated in FIG. 1 using standard arithmetic processing logic, such as adders and subtractors. It will be appreciated that in the example illustrated the eight pixel byte operands effectively represent a single row within the block comparison between the current pixel block 2 and the reference pixel block 4 illustrated in FIG. 1. To perform the full calculation shown in FIG. 1, eight such coprocessor load instructions would require to be executed in turn. The sum of absolute differences calculated by each of these coprocessor instructions is accumulated within the accumulate register 22. Accordingly, after execution of all eight coprocessor load instructions that each specify a row sum of absolute differences, a block sum absolute of differences will have been performed and the result stored within the accumulate register 22. This stored value may then be returned to the main processor 8, such as by a main processor instructions to move a coprocessor register value back to one of the registers within the register bank 16.

In the example discussed above, the address pointer held within the register of the register bank 16 directly pointed to the start address of the first data word to be retrieved. However, it is also possible that this stored pointer value may be subject to an offset, such as a 10-bit offset, that is applied to the stored pointer value to indicate the actual address to be accessed. It is convenient in some circumstances that such an offset may be additionally used to update the pointer value upon each use. This effectively allows the coprocessor load instructions to step through the data specifying the reference image by the appropriate amounts to pick up the different 8-pixel rows required for a specific reference block 4 without necessarily requiring additional main processor instructions to modify the pointer.

FIG. 3 is a flow diagram schematically illustrating one example of processing that may be performed using the system of FIG. 2. At step 26, sixteen words representing a current pixel block 2 are loaded from the cache 12, or the main memory 14, into the coprocessor memory 18. At step 28, the register Rn within the main processor 8 is loaded with a pointer value pointing to the start of the reference block 4 within the memory. At step 30, the alignment value within the alignment register 20 of the coprocessor 10 is loaded using a coprocessor register load instruction on the main processor 8. It will be appreciated that the steps 26, 28 and 30 provide the set up of the data processing environment in order to perform the coprocessor load and sum of absolute differences instructions. In many circumstances, this set up need only be performed once and then remain current for the testing of a large number of reference blocks 4 against a specific current block 2. In these circumstances, the processing overhead associated with steps 26, 28 and 30 is relatively reduced.

Step 32 represents the execution of eight USALD coprocessor load instructions as discussed previously. Each of these instructions respectively calculates a sum of absolute differences for a row within the current block 2 and the reference block 4 and updates the accumulate value within the accumulate register 22.

At step 34, the calculated sum of absolute differences value for the entire reference block 4 may be retrieved from the accumulate register 22 to the main processor 8 by a move coprocessor register to main processor register instruction. This accumulated value can then be compared with previously calculated accumulate values or other parameters to identify an image best match or for other purposes.

FIG. 4 shows three variants of the USALD instruction. The first variant does not use an offset but merely specifies the address via a pointer held within register Rn and is subject to conditional execution in dependence upon conditional codes {cond}. The second variant uses an address pointer that is subject to a 10-bit offset value that may be either added or subtracted from the initial value either before or after that value is used in dependence upon the flag {!}. The third variant again uses an offset value

Although illustrative embodiments of the invention have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications can be effected therein by one skilled in the art without departing from the scope and spirit of the invention as defined by the appended claims. 

1. Data processing apparatus comprising: (i) a main processor responsive to program instructions to perform data processing operations; and (ii) a coprocessor coupled to said main processor and responsive to a coprocessor load instruction on said main processor to load one or more loaded data words into said coprocessor and perform at least one coprocessor processing operation specified by said coprocessor load instruction using said one or more loaded data words to provide operand data to generate at least one result data word; (iii) wherein in response to said coprocessor load instruction, said coprocessor is configured to load a variable number of loaded data words in dependence upon whether a start address of said operand data within said one or more loaded data words is aligned with a word boundary; and (iv) wherein said coprocessor includes an alignment register for storing a value specifying alignment between said operand data and said one or more loaded data words.
 2. Data processing apparatus as claimed in claim 1, wherein said coprocessor includes a coprocessor memory for storing one or more locally stored data words used as operands in said at least one coprocessor processing operation in combination with said one or more loaded data words.
 3. Data processing apparatus as claimed in claim 1, comprising a memory coupled to said main processor and wherein said main processor is configured to retrieve said one or more loaded data words from said memory to said coprocessor via said main processor without being stored within registers within said main processor.
 4. Data processing apparatus as claimed in claim 1, wherein said main processor includes a register operable to store an address value pointing to said one or more data words.
 5. Data processing apparatus as claimed in claim 4, wherein said coprocessor load instruction includes an offset value to be added to said address value upon execution.
 6. Data processing apparatus as claimed in claim 1, wherein said at least one coprocessor processing operation includes calculating a sum of absolute differences between a plurality of byte values.
 7. Data processing apparatus as claimed in claim 6, wherein said coprocessor is arranged to calculate said sum of absolute differences as a sum of absolute differences between a plurality of byte values within said one or more loaded data words and corresponding ones of a plurality of byte values within said one or more locally stored data words.
 8. Data processing apparatus as claimed in claim 7, wherein said coprocessor includes an accumulate register for accumulating said sum of absolute differences.
 9. Data processing apparatus as claimed in claim 1, wherein said at least one coprocessor processing operation calculates a sum of absolute differences as part of block pixel value matching.
 10. A method of processing data comprising the steps of: (i) in response to program instructions, performing data processing operations in a main processor; and (ii) in response to a coprocessor load instruction on said main processor, loading one or more loaded data words into a coprocessor coupled to said main processor and performing at least one coprocessor processing operation specified by said coprocessor load instruction using said one or more loaded data words to provide operand data to generate at least one result data word; (iii) wherein in response to said coprocessor load instruction, a variable number of loaded data words are loaded into said coprocessor in dependence upon a value stored in an alignment register within said coprocessor said value indicating whether a start address of said operand data within said one or more loaded data words is aligned with a word boundary.
 11. A computer program product for controlling a computer to perform the steps of: (i) in response to program instructions, performing data processing operations in a main processor; and (ii) in response to a coprocessor load instruction an said main processor, loading one or more loaded data words into a coprocessor coupled to said main processor and performing at least one coprocessor processing operation specified by said coprocessor load instruction using said one or more loaded data words to provide operand data to generate at least one result data word; (iii) wherein in response to said coprocessor load instruction, a variable number of loaded data words are loaded into said coprocessor in dependence upon a value stored in an alignment register within said coprocessor, said value indicating whether a start address of said operand data within said one or more loaded data words is aligned with a word boundary. 